Navigation: University Sites / ECIT / Research / System-on-Chip (SoC) / System Architectures for Speech and Image Processing

System Architectures for Speech and Image Processing

SHARES - System-on-chip Heterogeneous Architecture Recognition Engine for Speech (led by L Wojcieszak, P. McCourt)
ipaX Image Processing Analysis Accelerator
Faster than Real-Time High Resolution Digital Image Stabilisation